

ISSN: 0976-3031

*International Journal of Recent Scientific
Research*

Impact factor: 5.114

**IMPLEMENTATION AND PERFORMANCE ANALYSIS OF
HIGH-SPEED AND LOW-POWER DIGITAL LOGIC
FUNCTIONS BY MULTI-THRESHOLD CMOS (MT-CMOS)
USING TANNER EDA**



Kaushik Mukherjee and Tapan Mukherjee

Volume: 6

Issue: 10

**THE PUBLICATION OF
INTERNATIONAL JOURNAL OF RECENT SCIENTIFIC RESEARCH**

<http://www.recentscientific.com>

E-mail: recentscientific@gmail.com



ISSN: 0976-3031

Available Online at <http://www.recentscientific.com>

International Journal of Recent Scientific Research
Vol. 6, Issue, 10, pp. 6897-6900, October, 2015

**International Journal
of Recent Scientific
Research**

RESEARCH ARTICLE

IMPLEMENTATION AND PERFORMANCE ANALYSIS OF HIGH-SPEED AND LOW-POWER DIGITAL LOGIC FUNCTIONS BY MULTI-THRESHOLD CMOS (MT-CMOS) USING TANNER EDA

Kaushik Mukherjee¹ and Tapan Mukherjee²

¹EXTC, St. John College of Engineering & Technology, Mumbai India

²Ex- Principal Technical Officer, Central Instrumentation, CSIR - IICB, Govt. of India

ARTICLE INFO

Article History:

Received 15th July, 2015
Received in revised form
21st August, 2015
Accepted 06th September, 2015
Published online 28st
October, 2015

Key words:

Multi-Threshold CMOS (MT-CMOS), Shortest & Longest Propagation path, Static Power Reduction, High Speed Digital Logic.

ABSTRACT

Power dissipation and propagation delay are the major concern in modern CMOS VLSI designs. The reduction of threshold voltage increases the operational speed or computational speed of a digital logic circuit but it unfortunately increase in the sub-threshold leakage current as well and thereby it increases the static power dissipation of a circuit. Multi-threshold CMOS (MT-CMOS) technology provides a convenient solution for this problem, using which both sub-threshold leakage current and propagation delay of a digital logic can be reduced at a time simultaneously without any additional area overhead. Low-threshold voltage MOS transistors are used in the longest propagation path (critical path) to the reduce propagation delay. On the other hand, high threshold voltage MOS transistors are used in the shortest path to reduce the static power dissipation of a digital circuit. The paper describes the implementation and performance analysis of various low-power, high-speed digital logic design methodologies using 2 μ m technology of TANNER EDA back-end tools.

Copyright © Kaushik Mukherjee and Tapan Mukherjee. 2015, This is an open-access article distributed under the terms of the Creative Commons Attribution License, which permits unrestricted use, distribution and reproduction in any medium, provided the original work is properly cited.

INTRODUCTION

Power Dissipation and Propagation Delay are the two major key factors for modern high-performance efficient circuit design. In the sub-micron era, supply voltages and threshold voltages for MOSFET are greatly reduced, which reduces the dynamic power dissipation up to certain extent. However, as the threshold voltage of a MOSFET reduces, the leakage current conduction exponentially increases, which in turns increases static power dissipation of a digital logic circuit. Leakage current is a current which flows between Drain and Source of MOSFET when the MOSFET is turned-off. Leakage current depends on SiO₂ thickness between inversion layer and Poly-silicon layer, W/L ratio or "Aspect Ratio" of MOSFET, temperature etc.

However, in a digital circuit, static power dissipation and propagation delay are trade-off. That means, when static power dissipation reduces, unfortunately propagation delay increases and vice-versa. So, the more the threshold voltage of a MOSFET, the more the propagation delay, but the less the static power dissipation. On the other hand, the less the

threshold voltage of a MOSFET, the less the propagation delay, but the more the static power dissipation. So, implementing a digital logic which is excellent from all point of view (both less power dissipation & less propagation delay) is somewhat challenging.

So, instead of using ordinary CMOS to implement any digital logic function, implementing the same using Multi-Threshold CMOS (MT-CMOS) is much more convenient to overcome such problem, using which, both Power Dissipation and Propagation Delay of a digital circuit can be reduced at a time simultaneously without any additional area overhead.

Implementation of Digital Logic Using Multi-Threshold Cmos (Mtcmos)

High-speed and low-power digital logic can be implemented using Multi-threshold CMOS technology. MTCMOS technology uses MOSFETs with various threshold voltages – LOW, MEDIUM and HIGH threshold to implement any digital logic function. It uses LOW threshold voltage MOSFETs in the longest propagation path (critical path) to reduce the propagation delay of a logic function. Whereas it uses HIGH

*Corresponding author: **Kaushik Mukherjee**

EXTC, St. John College of Engineering & Technology, Mumbai India

and MEDIUM threshold voltage MOSFET in rest of the circuit according to the needs in order to minimize the overall sub-threshold leakage current conduction and hence static power dissipation of the circuit.

This paper describes the low-power and high-speed design methodologies of a 1-bit Full-Adder, 8-bit-Ripple-Carry-Adder and finally a 4x4 Array Multiplier by MTCMOS using 2µm technology of TANNER EDA back-end tools. The power dissipation and propagation delay of the given logic circuits are verified at both Schematic level (using S_Edit) and Layout level (using L_Edit).

Implementation of 1-bit Full-Adder using MTCMOS logic

A 1-bit Full-Adder can be designed using 2 Ex-OR gates, 2 AND gates and 1 OR gate. Using Boolean function, the Sum and Carry outputs can be written as follows:

$$\text{Sum} = (A \oplus B \oplus C_{in})$$

$$\text{Carry} = AB + (A \oplus B).C_{in}$$




Fig1 Schematic of 1-bit Full-Adder

Table – 1: Threshold voltage variation of MOSFET in different logic gates

Gate No	Logic Gate	Threshold Voltage
1	ExOR	LOW
2	ExOR	HIGH
3	AND	LOW
4	AND	MEDIUM
5	OR	LOW

In Fig-1, the Carry path (Gate: 1-3-5) is the longest path (Critical Path), which has the largest propagation delay. So MT-CMOS technology uses LOW threshold voltage MOSFET to design the logic Gates - 1, 3 and 5 in order to reduce the Carry propagation delay of the circuit. But it unfortunately increases the overall power dissipation of the circuit as well. So to minimize the power dissipation, MT-CMOS technology uses very HIGH threshold voltage MOSFETs in Ex-OR gate (Gate-2) and MEDIUM threshold voltage MOSFETs in AND gate (Gate-4).

After performing the Simulation and Functional Verifications of the logic, the power dissipation and propagation delay of 1-bit Full-Adder is checked in from both S_Edit and L_Edit using TANNER EDA back-end tools.




Fig2 Layout of 1-bit Full-Adder

The Table-2 gives the Experimental Results and compares the conventional and the proposed methodologies for 1-bit Full-Adder.

Table – 2: Comparison Table for 1-bit Full-Adder

Parameters	Conventional Circuit	MTCMOS logic	% Reduction
Static Power Dissipation	1.25 µw	1.16 µw	7.2 %
Average Propagation Delay	7.625 ns	6.75 ns	11.4 %

Implementation of 8-bit Ripple-carry-Adder using MTCMOS logic

The 8-bit Ripple-carry-Adder is shown in Fig-3. It has total 17 inputs (A₀, B₀, A₁, B₁, A₂, B₂, A₃, B₃, A₄, B₄, A₅, B₅, A₆, B₆, A₇, B₇ and C_{in}) and 9 outputs (S₀, S₁, S₂, S₃, S₄, S₅, S₆, S₇ and C_{out}).




Fig-3 TOP Module of 8-bit Ripple-Carry-Adder

In the same way, the Carry path is still the longest propagation path in the 8-bit Ripple-Carry-Adder. The Carry outputs of every individual blocks are nothing but the Carry inputs of its subsequent block. MT-CMOS technology use LOW threshold MOSFET in the Carry propagation path of every individual blocks in order to speed-up the circuit operation. And it uses HIGH and MEDIUM threshold MOSFET in rest of the circuit to minimize the sub-threshold leakage current conduction and hence static power dissipation of the overall circuit. After performing the Simulation and Functional Verifications of the logic, the power dissipation and propagation delay of 8-bit

Ripple-Carry-Adder is checked using TANNER EDA back-end tools.

The Table-3 gives the Experimental Results and compares between the conventional and the proposed methodologies for 8-bit Ripple-Carry-Adder.

Table – 3: Comparison Table for 8-bit Ripple Carry Adder

Parameters	Conventional Circuit	MTCMOS logic	% Reduction
Static Power Dissipation	10 μ w	9.62 μ w	3.8 %
Average Propagation Delay	7.75 ns	7.25 ns	6.4 %

So, the proposed methodologies reduces both power dissipation and propagation delay simultaneously in 8-bit-Ripple-Carry-Adder as well.

Implementation of 4x4 Array Multiplier using MTCMOS logic

Finally, the same logic is again applied in 4x4 Array Multiplier circuit.




Fig-4 4x4 Array Multiplier logic diagram

In the Array Multiplier logic, the longest propagation path (Critical path) is marked in the Fig-4 (in Red Colour), which consists of 2 Half-Adders (HA) and 4 Full-Adders (FA).

In order to speed-up the above circuit, Carry propagation delay must be reduced in the critical path. This is done by using LOW threshold voltage MOSFETs of the Carry propagation paths in every Half-Adder (HA) and Full-Adder (FA) of the Critical path of this circuit.

But in order to minimize the power dissipation of the circuit, it uses the MEDIUM and HIGH threshold MOSFET in rest of the circuit where propagation delay is not that much important.




Fig-5 TOP Module of 4 x 4 Array Multiplier designed in S_Edit, TANNER EDA

After performing the Simulation and Functional Verifications of the logic, the power dissipation and propagation delay of 4x4 Array Multiplier is checked using TANNER EDA back-end tools.


The following table gives the Experimental Results and compares between the conventional and the proposed methodologies for 4 x 4 Array Multiplier.

Table – 3: Comparison Table for 4 x 4 Array-Multiplier


Parameters	Conventional Circuit	MTCMOS logic	% Reduction
Static Power Dissipation	21.87 μ w	19.32 μ w	11.65 %
Average Propagation	9.00 ns	7.25 ns	19.44 %

Analysis of Experimental Results

The proposed 1-bit Full-Adder reduces the Static power dissipation by 7.20% and the Average propagation delay by 11.40%. The proposed 8-bit Ripple-Carry-Adder reduces the Static power dissipation by 3.80% and the Average propagation delay by 6.40%.



Static Power Dissipation (μ w)



The proposed 4 × 4 Array-Multiplier reduces the Static power dissipation by 11.65% and the Average propagation delay by 19.44%.

CONCLUSION

This paper introduces the concept of low-power and high-speed digital logic design methodologies using Multi-threshold CMOS. It reduces the power dissipation in the shortest path and average propagation delay in the longest path (critical path).

Since this proposed technique does not include any additional components, so there is no area overhead. Hence the proposed methodology provides a better solution for the low power digital logic design.

References

1. B.Deepaksubraman yan and A.Nunez, Analysis of sub-threshold leakage reduction in CMOS digital circuits. *50th Midwest Symposium on Circuits and Systems*, August (2007), pp.1400–1404.

How to cite this article:

Kaushik Mukherjee and Tapan Mukherjee.2015, Implementation And Performance Analysis of High-Speed And Low-Power Digital Logic Functions By Multi-Threshold Cmos (Mt-Cmos) Using Tanner EDA. *Int J Recent Sci Res.* 6(10), pp. 6897-6900.

2. J. Frenkil, "A Multi-Level Approach to Low-Power IC Design", *IEEE Spectrum*, pp.54-60, February 1998.
3. J.M. Rabaey, A. Chandrakasan, B. Nikolic, 'Digital Integrated Circuits: A Design perspective' 2e Prentice-Hall, Upper saddle River, NJ, 2002.
4. John P. Uyemura, "CMOS Logic Circuit Design", Springer, 1999.
5. K. Roy, S. Mukhopadhyay, H. Mahmoodi-Meimand, "Leakage Current Mechanisms and Leakage Reduction Techniques in Deep- Sub micrometer CMOS Circuits". *Proceedings of the IEEE*, Volume: 91, Issue: 2 On Page(s): 305 - 327 Product Type: Journals & Magazines Feb.2003.
6. K.V an Berkel, Beware the Isochronic Fork. *Integration, the VLSI Journal* 13/2, 103 (1992).
7. Neil H.E. Weste, David Harris and Ayan Banerjee, "CMOS VLSI Design, A circuits and system perspective", (3rd Edition, Pearson Education, 2005)
8. P. Pant, V. K. De, and A. Chatterjee, "Simultaneous power supply, threshold voltage, and transistor size optimization for low-power operation of CMOS circuits," *IEEE Trans. VLSI Syst.*, vol. 6, pp.538–545, Dec. 1998.
9. Phani kumar M, N. Shanmukha Rao, "A Low Power and High Speed Design for VLSI Logic Circuits Using Multi-Threshold Voltage CMOS Technology," *IJCSIT*, Vol. 3 (3), pp.4131-4133, 2012
10. Q. Wang and S. Vrudhula, "Static power optimization of deep submicron CMOS circuits for dual threshold technology," in *Proc. ICCAD*, Apr. 1998, pp. 490–496.
11. Rohit Dhiman, Rohit Dhiman, R.P. Agarwal, "Sub-threshold Circuit Design Techniques for Ultra Low-Power Logic," *International Journal of Contemporary Research in Engg. and Tech.* Vol. 1, No. 1, 2011

*International Journal of Recent Scientific
Research*

ISSN 0976-3031



9 770576 303009